I hereby certify that this paper is being deposited on this date with the U.S. Postal Service as first class mail addressed to the Commissioner for Patents, P.O. Box 1450,



THE UNITED STATES PATENT AND TRADEMARK OFFICE

Alexandria, VA 22313-1450.

Patent Application

Applicant(s): F-I. Atallah et al.

Docket No.:

YOR920030067US1

Serial No.:

10/664,789

Filing Date:

September 17, 2003

Group:

To Be Assigned

Examiner:

To Be Assigned

Title:

Random Access Memory Having

an Adaptable Latency

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

Pursuant to 37 C.F.R. §§1.56, 1.97 and 1.98, Applicants' attorney wishes to bring to the attention of the Patent and Trademark Office the following documents listed on the accompanying Form PTO-1449. A copy of the listed document is enclosed, other than published U.S. patent documents.

U.S. Patent Documents

- 1. U.S. Patent No. 6,076,140 issued on 06/13/00 to Dhong et al.
- 2. U.S. Patent No. 6,021,461 issued on 02/01/00 to Dhong et al.
- 3. U.S. Patent No. 5,848,428 issued on 12/08/98 to Collins
- 4. U.S. Patent No. 5,835,934 issued on 11/10/98 to Tran

Other Documents

1. M.D. Powell et al., "Reducing Set-Associative Cache Energy via Way-Prediction and Selective Direct-Mapping," Proceedings of the 34th International Symposium on Microarchitecture (MICRO), 12 pages, 2001.

Attorney Docket No. YOR920030067US1

It is believed that there is no fee due in conjunction with the filing of this Information Disclosure Statement. In the event of non-payment or improper payment of a required fee, the Commissioner is authorized to charge or to credit International Business Machines Corporation Deposit Account No. 50-0510 as required to correct the error.

The filing of this Information Disclosure Statement shall not be construed as a representation that a search has been made, or as an admission that the information cited is considered to be material to patentability, or as a representation that no other material information exists.

Respectfully submitted,

Date: December 8, 2003

Wayne L. Ellenbogen

Reg. No. 43,602

Attorney for Applicant(s) Ryan, Mason & Lewis, LLP

90 Forest Avenue

Locust Valley, NY 11560

(516) 759-7662

FORM PTO-1449 (MODIFIED)

LIST OF PUBLICATIONS FOR APPLICANT'S INFORMATION CONTROL OSURE STATEMENT



Applicant(s): F-I. Atallah et al. Docket No.: YOR920030067US1

Serial No.: 10/664,789

September 17, 2003 Filing Date: To Be Assigned Group:

	<u>. </u>	Ü	S.PATENT DOCUMEN	TS	
ÈXAMINER INITIAL	DOCUMENT NO.	DATE	NAME	CLASS/SUBCLASS	FILING DATE IF APPROPRIAT
	1. 6,076,140	06/13/00	Dhong et al.		
	, ,		_		
2	2. 6,021,461	02/01/00	Dhong et al.		
3	3. 5,848,428	12/08/98	Collins		
	4. 5,835,934	11/10/98	Tran		
		FOR	REIGN PATENT DOCUM	ENTS	
XAMINER NITIAL	DOCUMENT NO.	DATE	COUNTRY	CLASS/SUBCLASS	TRANSLATION YESNO
<u> </u>	2000				
			OTHER DOCUMENTS		
NIȚIAL	REF NO.	et al., "Reducing S	PERTINENT PAGES, ETC. Set-Associative Cache Energen in International Symposium	gy via Way-Prediction and S on Microarchitecture (MIC)	elective Direc RO), 12 page
NIȚIAL	REFNO. 1. M.D. Powell Mapping," Proce	et al., "Reducing S	Set-Associative Cache Energ	gy via Way-Prediction and S on Microarchitecture (MIC	elective Direc RO), 12 page
NIȚIAL	REFNO. 1. M.D. Powell Mapping," Proce	et al., "Reducing S	Set-Associative Cache Energ	gy via Way-Prediction and S on Microarchitecture (MIC)	elective Direc RO), 12 page
NIȚIAL	REFNO. 1. M.D. Powell Mapping," Proce	et al., "Reducing S	Set-Associative Cache Energ	gy via Way-Prediction and S on Microarchitecture (MIC)	elective Direc RO), 12 page
NIȚIAL	REFNO. 1. M.D. Powell Mapping," Proce	et al., "Reducing S	Set-Associative Cache Energ	gy via Way-Prediction and S on Microarchitecture (MIC)	elective Direc RO), 12 page
NIȚIAL	REFNO. 1. M.D. Powell Mapping," Proce	et al., "Reducing S	Set-Associative Cache Energ	gy via Way-Prediction and S on Microarchitecture (MIC)	elective Direc
NIȚIAL	REFNO. 1. M.D. Powell Mapping," Proce	et al., "Reducing S	Set-Associative Cache Energ	gy via Way-Prediction and S on Microarchitecture (MIC)	elective Direc
NIȚIAL	REFNO. 1. M.D. Powell Mapping," Proce	et al., "Reducing S	Set-Associative Cache Energ	gy via Way-Prediction and S on Microarchitecture (MIC)	elective Direc
NIȚIAL	REFNO. 1. M.D. Powell Mapping," Proce	et al., "Reducing S	Set-Associative Cache Energ	gy via Way-Prediction and S on Microarchitecture (MIC)	elective Direc
NITIAL	REFNO. 1. M.D. Powell Mapping," Proce	et al., "Reducing S	Set-Associative Cache Energ	gy via Way-Prediction and S on Microarchitecture (MIC)	elective Direc
NITIAL 	REFNO. 1. M.D. Powell Mapping," Proce	et al., "Reducing S	Set-Associative Cache Energ	gy via Way-Prediction and Son Microarchitecture (MIC)	elective Direc RO), 12 page
I	REFNO. 1. M.D. Powell Mapping," Proce	et al., "Reducing S	Set-Associative Cache Energ	gy via Way-Prediction and Son Microarchitecture (MIC)	elective Direc RO), 12 page

Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.